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Abstract 
This paper presents a lateral double diffusion MOSFET (LDMOS) using high permittivity (high-K) material as the 
dielectric instead of conventional SiO2. The high-K dielectric is capable of cutting the surface peak field of the 
device, which allows higher drift region doping concentration and results in the improvements of breakdown voltage, 
on-resistance, and threshold voltage for the device. The mechanism is analyzed in detail and the device behavior with 
varying parameters are simulated by Medici, whose results demonstrate that device performance is effective 
improved with the replacement of SiO2 by high-K material. 
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1. Introduction 
Electrical appliance is definitely one of the important parts in electrical power system. Smart, green, 
high efficiency appliances are essential to the entire power system efficiency. Several appliances and 
consumer devices are powered by DC source. As a result, AC/DC conversion is necessary to turn the 
alternating current into DC current for personal devices, which generate a prosperous and fast growing 
AC/DC IC market. The AC/DC conversion efficiency is the key for energy saving, besides the circuits, 
the performance of power semi-conductor devices, such as LDMOS, IGBT, are critical to the conversion 
efficiency. In the recent decades, device engineers made great efforts to boost the breakdown voltage and 
reduce the on-resistance of the power devices. However, as well as Intel’s nano-scale devices, power 
devices based on material of Silicon and SiO2 are approaching the material physical limit for further 
performance improvement. Fortunately, as Intel use high permittivity material: HfO2 to break the material 
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bottleneck [1], high-K materials have their broaden applications on power devices for performance 
improvements. The paper will discuss and simulate a novel LDMOS device  
With high-K material used as dielectric and analysis the high-K mechanism. The Medici 2-dimension 
simulation results indicate that base on two optimized LDMOS with same size, the one with high-K 
material received simultaneous performance improvements for breakdown voltage, on-resistance and 
threshold voltage compared with conventional LDMOS with SiO2 dielectric. The high-K material is a 
promising candidate for next generation power devices application. 
 
Fig. 1. A LDMOS with high-K dielectric 
2. The Mechanism and Analysis  
The power device with high-K material is firstly proposed in literature [1], where thick high-K in the 
shape of slope or step is covered on the drift region of the devices to realize the ultimate potential 
optimization. However, the realization of the thick high-K film in the shape of slope with no cracking is 
extremely difficult in actual process. As the relaxation of [2], our simulation and test results indicate that 
LDMOS device as shown in Fig.1, which with thin, uniform high-K material as the dielectric also boosts 
the breakdown voltage [3]. After further investigation of the simulation results, we observed that there is 
no gathering of potential lines on the right side edge of the gate for the high-K dielectric, as indicated in 
Fig.2a, through which, the breakdown voltage is enhanced. 
It is well acknowledged that the conventional LDMOS with SiO2 dielectric causes electric peak field at 
the right edge of the gate, which is reported in several Literatures[4]-[7], as showed in Fig.2b. The 
mechanism of the peak field at the edge of the gate is illustrated in Fig. 3. When the source and gate are 
grounded and high voltage is applied on the drain, negative charges are accumulated on the gate, 
according to Coulomb’s law, point charges generate electrical field to all directions. Consequently, the 
negative charges on gate generate electric field both laterally and vertically. As indicated in Fig. 3, at the 
silicon and dielectric interface where x<0,the lateral field generated by charges counteract with each other, 
which gives no lateral peak field, whereas if x>0, say, at the point A, lateral electric field is reinforced by 
the lateral component of the charges on gate, which may cause the peak field and limit the  
 
(a) 
 
(b) 
Fig. 2.The potential distribution at the edge of gate with(a) high-K dielectric, (b) SiO2 dielectric 
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Fig. 3.The mechanism of Electric Peak field at the edge of the gate breakdown voltage. According to Coulomb’s law, the electric 
field at distance d of a point charge is given by: 
( ) 2
0 die
QE d
dε ε=                                                  (1) 
where the Q, d, and εdie are the charge, distance, and dielectric permittivity, respectively. Definitely, with 
fixed d, smaller εdie leads to larger electric field. Assume the thickness of dielectric and length of the gate 
are tdie and Lp, respectively, all point charges on the gate will bring electric field to A. Assume the lateral 
point charge density on gate is given by Q(l), as a result, the lateral field at silicon surface A brought by 
charges on the gate is given by: 
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where a is the distance of point A from 0 in Fig.3. It is clear from the (2) peak field E(a) can be reduced 
by increase the dielectric permittivity and thickness. The effect that larger dielectric thickness reduces 
peak field at the gate edge is, however, at the cost of comprising gate capacitance at the P-body and drift 
region PN junction, which leads to the PN junction peak field. On contrast, if we reduce the E(a) by 
increase the εdie, the gate capacitance would increase rather than decrease, and the peak field will not 
happen at PN junction. Moreover, as the large permittivity provides enough margin for gate capacitance, 
larger dielectric thickness tdie is allowed to further reduce the gate edge peak field. As a result, peak field 
at the PN junction and gate edge is cut simultaneously, which allows larger lateral breakdown voltage. 
The advantages of high-K dielectric never just limited to the breakdown voltage improvement, as the 
lateral breakdown voltage is boosted by cutting the surface lateral peak field, the body breakdown 
happened at point B in Fig.1 became the limitation for the breakdown voltage of the device. Base on a 
given wafer with fixed substrate doping concentration, the enhancement of body breakdown voltage at B 
requires larger doping concentration or junction depth of the drift region, which also lowers the on-
resistance of the device. Although too high doping concentration or junction depth may bring negative 
effects to the surface breakdown voltage, the effect is compensated by high-K dielectric with enough 
thickness and permittivity if process condition is allowed. Above all, with the replacement of high-K as 
dielectric, both breakdown voltage and on-resistance of the device are improved. 
An additional advantage that high-K dielectric can bring is the threshold voltage. As the substrate of 
the LDMOS is grounded, the device threshold voltage is given by: 
    ( ) ( )1 12 22 2 2die dieth MS die s A FB FB
die die
t t
V Q q Nφ ε φ φε ε= − + +               (3) 
As can be seen, LDMOS threshold voltage is sensitive to the permittivity, as high-K material exhibits 
high εdie, Vth is greatly reduced, while allows larger doping concentration of the channel, so that enough 
margin for channel punch through is available and the channel length can be shortened. Either shorter 
channel length or smaller threshold voltage further lowers the on-resistance, with no trade-off to the 
breakdown voltage. 
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3. Simulation and Discussion 
An optimized LDMOS with conventional SiO2 and bird beak is illustrated in Fig. 4, as can be seen, 
although the device surface field is reduced by RESURF technology, potential line still gathered in the 
SiO2 dielectric due to the mechanism discussed above, with drift region length of 60μm, the device with 
SiO2 dielectric achieves the breakdown voltage of 650V when source, gate grounded and high voltage 
applied on drain; on-resistance of 32Ω*mm2 with 30V gate voltage and 0.1V drain voltage. And threshold 
voltage for device is 9V. On other hand, with the same device condition but replace the SiO2 dielectric to 
high-K material with permittivity of 400, the device breakdown voltage has risen to 750V. The 
improvement is not significant enough because of the body breakdown happened at B limits the 
breakdown voltage. The optimized SiO2 LDMOS with RESURF has already moved the breakdown point 
inside the body of the device rather than stay at the surface, whereas high-K dielectric field plate can only 
reduce the surface electric peak field but bring no impact to the body, as a result, the breakdown still 
happened at the B and the breakdown voltage enhancement based on a intact optimized SiO2 LDMOS is 
slim. 
Base on the reason above, we increase the doping concentration of drift region to boost the body 
breakdown voltage so that the breakdown will not happen at B. As the breakdown point is shifted back to 
the surface, the effect of high-K dielectric became dominant, which improves breakdown voltage by 
cutting the surface Electric Peak field. Moreover, the device on-resistance is dropped due to higher drift 
region doping concentration. The potential distribution of the device is illustrated in Fig. 5, the 
breakdown voltage and on-resistance according to different drift region doping concentration is revealed 
in Table 1. As can be seen, with increase of the drift region doping concentration, both breakdown 
voltage and on-resistance improved when doping concentration is small. Although the trade-off between 
breakdown voltage and on-resistance still exists when doping concentration further increased, the overall 
breakdown and on-resistance are always better than the SiO2 LDMOS counterpart. Other phenomena 
should be noticed is that with the same drift region doping concentration (1.1×1015) as the optimized SiO2 
LDMOS, the on-resistance of the high-K dielectric device is still decreased, which is owing to the 
contribution of the small threshold. The high-K dielectric greatly increases the gate capacitance, which 
brings down the device threshold, so that the effective voltage on gate is larger than SiO2 counterpart with 
same gate voltage and drift region concentration. As Table 1 listed, with high-K dielectric, the threshold 
voltage has fallen to 2.8V, and the threshold is insensitive to the drift region doping concentration. 
Consequently, larger drift region doping concentration and effective voltage on gate both contribute to 
small on-resistance in Table 1.  
With the fixed drift region doping concentration of 1.8×1015cm-3, and change the doping concentration 
of P-body, the breakdown voltage, on-resistance and threshold voltage are  
 
Fig. 4. The potential distribution of a LDMOS with conventional SiO2 dielectric, where drift region length=60μm, channel 
length=2μm, N-epi layer depth=5μm , substrate P- doping concentration=1×1014cm-3, drift region N- doping 
concentration=1.1×1015cm-3, P channel doping concentration =7×1016cm-3, drain&source N+ doping concentration =1×1020 cm-3 
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Fig. 5. The potential distribution of a high-K dielectric LDMOS with same dimension and doping concentration as Fig.4 but larger 
N- doping concentration of 1.8×1015cm-3.The high-K dielectric permittivity and thickness is 400 and 1μm, respectively. 
Table 1. The device performance vs. drift region doping concentration with the same other device features in Fig. 4 
Drift region 
doping (cm-3) 
Breakdow 
Voltage(V)
On-resistance
(Ω*mm2) 
Threshold 
Voltage(V)
1.1×1015 750 29 2.8 
1.3×1015 780 24 2.8 
1.5×1015 800 21 2.8 
1.8×1015 840 17 2.8 
2.0×1015 830 15 2.8 
2.3×1015 740 13 2.8 
2.8×1015 580 11 2.8 
Table 2. The device performance vs. P-body doping concentration with the same other device features in Fig. 4 
P-body 
doping  (cm-3) 
Breakdown 
Voltage(V)
On-resistance
(Ω*mm2) 
Threshold 
Voltage(V)
6×1016 840 17 2.5 
7×1016 840 17 2.8 
7.5×1016 840 17 3.0 
8×1016 840 17 3.1 
8.5×1016 840 17 3.3 
9×1016 840 17 3.5 
9.5×1016 840 17 3.7 
10×1016 840 17 3.9 
Table 3. The device performance vs. high-K permittivity with optimized drift region doping concentration with the same other 
device features in Fig. 4 
Dielectric 
permittivit
y 
Drift region 
Doping (cm-
3) 
Breakdow
n  
Voltage(V
) 
On-
resistance 
(Ω*mm2) 
Threshold
Voltage(V
) 
100 1.55×1015 780 22 4.6 
200 1.7×1015 820 19 3.4 
400 1.8×1015 840 17 2.8 
800 2.1×1015 870 14 2.5 
1500 2.31×1015 870 12 2.3 
2500 2.4×1015 870 10 2.2 
5000 2.6×1015 870 8 2.2 
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Table 4. The device performance vs. high-K thickness with optimized drift region doping concentration with the same other device 
features in Fig. 4 
Thickness 
(μm) 
Drift region 
Doping (cm-
3) 
Breakdown 
Voltage(V)
On-
resistance 
(Ω*mm2) 
Threshold 
Voltage(V)
0.2 1.45×1015 770 23 2.2 
0.4 1.6×1015 800 30 2.4 
0.6 1.8×1015 820 18 2.5 
1.2 1.95×1015 860 16 3 
1.5 2.15×1015 870 14 3.1 
2 2.18×1015 870 14 3.3 
2.5 2.2×1015 850 13 3.4 
 
Indicated in Table 2, where we can see that breakdown voltage and on-resistance is insensitive to the P-
body doping concentration, whereas the threshold  increased with larger concentration. According to the 
simulation, with channel length of 2um, the channel punch through has already happened if the P-body 
doping concentration fell below 7×1016 at the drain voltage of over 700V. With the large gate capacitance 
brought by high-K dielectric, enough threshold margins are available to allow higher P-body doping 
concentration, which has boosted the channel punch through voltage above the breakdown voltage. 
The above analysis is base on the high-K permittivity of 400, actually, several materials exhibit much 
larger permittivity, for instance, PZT realized more than 1000 permittivity after anneal.  The simulation 
results indicate that device performance is further improved with larger dielectric permittivity. As Table 3 
reveals, with the cooperation of the increasing drift region doping concentration, breakdown definitely 
will not happen at B, and surface breakdown voltage is boosted by high-K dielectric. The higher drift 
region doping concentration and larger dielectric permittivity provide smaller on-resistance and larger 
gate capacitance, respectively. As a result, all the breakdown voltage, on-resistance and threshold get 
improved. Although breakdown voltage and threshold saturated when high-K permittivity rises above 
2500, the device on-resistance still drops with rising of drift region doping concentration with no trade-off 
to breakdown voltage. 
According to literature [2], larger SiO2 dielectric thickness lowers the gate edge peak field, and may 
improve the device breakdown voltage; this mechanism also works for high-K dielectric rather than SiO2. 
As revealed in Table 4, with fixed permittivity of 400, the breakdown voltage rises as the increase of the 
dielectric thickness and drift region doping concentration. Definitely, the on-resistance also improved as 
the increase of the drift region doping concentration. Table 4 also indicated that with too large dielectric 
thickness, say, above 2um, the breakdown voltage becomes smaller instead of keeping increase, which is 
attributed to the smaller gate capacitance with such large dielectric thickness, and the breakdown point 
has shifted to the PN junction at the channel and drift region, as a result, the breakdown voltage dropped 
as thickness further increased with fixed permittivity. Additionally, larger thickness also raises threshold 
voltage, which brings the penalty to device on-resistance with same drift region doping concentration.  
4. Conclusion 
In this paper, we replace the SiO2 with high-K material as the dielectric for LDMOS, according to the 
simulation studies, all of the breakdown voltage, on-resistance and threshold are improved with high-K 
dielectric. Larger dielectric permittivity and thickness are preferable as the device performance is further 
improved. The LDMOS with high-K dielectric is promising for the application in electric appliances to 
realize high efficiency and reliability for green, smart, intelligent power system. 
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